首页> 外文会议>IEEE International New Circuits and Systems Conference >Using LCSS algorithm for circuit level verification of analog designs
【24h】

Using LCSS algorithm for circuit level verification of analog designs

机译:使用LCSS算法进行模拟设计的电路电平验证

获取原文
获取外文期刊封面目录资料

摘要

This paper relies on the longest closest subsequence (LCSS), a variant of the longest common subsequence (LCS), to account for process variation and mismatch in analog circuits. At circuit level, the effect of mismatch and process variation that results in offsets is analyzed by performing parametric and statistical techniques and then applying LCSS to estimate the probability of closest matching. The acceptance/rejection of a circuit is done using bounded hypothesis testing. The approach is illustrated on a Rambus ring oscillator circuit for a 90nm fabrication process. Advantages of the proposed methods are robustness and flexibility to account for a wide range of variations.
机译:本文依赖于最接近的最近的后续(LCS),最长常见的子序列(LCS)的变体,以考虑模拟电路中的过程变化和不匹配。在电路级别,通过执行参数和统计技术来分析导致偏移的不匹配和过程变化的效果,然后应用LCS来估计最接近匹配的概率。使用有界假设检测完成电路的接受/拒绝。该方法在Rambus环形振荡器电路上示出,用于90nm制造过程。提出的方法的优点是稳健和灵活性,以考虑各种变化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号