首页> 外文会议>International Conference for Internet Technology and Secured Transactions >Design of a dynamic reconfigurable coprocessor for flexible precision matrix algorithms in media processing and industrial control applications
【24h】

Design of a dynamic reconfigurable coprocessor for flexible precision matrix algorithms in media processing and industrial control applications

机译:用于媒体处理和工业控制应用中的灵活精密矩阵算法的动态可重配置协处理器的设计

获取原文

摘要

Deep-micron semiconductor technology enables us to integrate more arithmetic and logic units in single modestly sized chip, so that many media processing and industrial control applications can utilize high performance, low power but not costly processors to meet more intensive computing or timing demands. Dynamic reconfigurable structure brings out a new design paradigm with a good balance between performance and flexibility, which can achieve hard-wired like performance and can be custom designed just by updating software. We propose a dynamic reconfigurable coprocessor for flexible precision matrix algorithms. It employs several dynamic reconfigurable multi-operation arithmetic units, aims at high-performance media processing and in industrial control applications. We analyze and implement four typical applications on the coprocessor, and contrast performances with implementations of ARM920EJ-S and TI TMS320C6713 DSP processor. Experimental result shows that the coprocessor has high speed-up factors with high-parallel algorithms.
机译:深微米半导体技术使我们能够在单个中等大小的芯片中集成更多的算术和逻辑单元,因此许多媒体处理和工业控制应用可以利用高性能,低功耗但不昂贵的处理器来满足更密集的计算或时序要求。动态可重新配置的结构提出了一种新的设计范式,在性能和灵活性之间取得了很好的平衡,可以实现类似硬连线的性能,并且可以仅通过更新软件进行定制设计。我们提出了一种用于灵活精度矩阵算法的动态可重配置协处理器。它采用了多个动态可重新配置的多运算算术单元,旨在实现高性能媒体处理和工业控制应用。我们在协处理器上分析并实现了四个典型应用,并与ARM920EJ-S和TI TMS320C6713 DSP处理器的实现对比了性能。实验结果表明,该协处理器具有较高的加速因子和较高的并行算法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号