Sampling jitter correction using factor graphs

摘要

Analog-to-digital converters are impaired by sampling clock jitter. The error induced by clock jitter depends on the slope of the analog signal at the sampling instant. In this paper, a continuous-time state space model allows to estimate the slope of the continuous-time signal, which is then used in an iterative algorithm for jitter correction.