首页> 外文会议>43rd IEEE Southeastern Symposium on System Theory >Built-In Self-Test for multipliers in Altera Cyclone II Field Programmable Gate Arrays
【24h】

Built-In Self-Test for multipliers in Altera Cyclone II Field Programmable Gate Arrays

机译:针对Altera Cyclone II现场可编程门阵列中的乘法器的内置自检

获取原文

摘要

This paper describes a Built-In Self-Test (BIST) approach designed to verify the integrity of the embedded multiplier cores in Altera Cyclone II Field Programmable Gate Arrays (FPGAs). This approach uses an architecture independent test algorithm implemented with parameterized VHDL to support all FPGAs in the Cyclone II family. The BIST is capable of detecting faults within all of the multiplier's modes of operation in three downloads and can identify the location of faulty multiplier(s).1
机译:本文介绍了一种内置自测(BIST)方法,旨在验证Altera Cyclone II现场可编程门阵列(FPGA)中嵌入式乘法器内核的完整性。这种方法使用通过参数化VHDL实现的与体系结构无关的测试算法,以支持Cyclone II系列中的所有FPGA。 BIST能够通过三个下载来检测所有乘法器工作模式内的故障,并且可以识别故障乘法器的位置。 1

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号