首页> 外文会议>2011 16th Asia and South Pacific Design Automation Conference >Network-on-Chip router design with Buffer-Stealing
【24h】

Network-on-Chip router design with Buffer-Stealing

机译:带有缓冲区填充功能的片上网络路由器设计

获取原文

摘要

Communication in a Network-on-Chip (NoC) can be made more efficient by designing faster routers, using larger buffers, larger number of ports and channels, and adaptive routing, all of which incur significant overheads in hardware costs. As a more economic solution, we try to improve communication efficiency without increasing the buffer size. A Buffer-Stealing (BS) mechanism is proposed, which enables the input channels that have insufficient buffer space to utilize at runtime the unused input buffers from other input channels. Implementation results of the proposed BS design for a 64-bit 5-input-buffer router show a reduction of the average packet transmission latency by up to 10.17% and an increase of the average throughput by up to 23.47%, at an overhead of 22% more hardware resources.
机译:通过设计更快的路由器,使用更大的缓冲区,使用更多数量的端口和通道以及自适应路由,可以提高片上网络(NoC)中​​的通信效率,所有这些都会导致大量的硬件开销。作为一种更经济的解决方案,我们尝试在不增加缓冲区大小的情况下提高通信效率。提出了一种缓冲存储(BS)机制,该机制可使缓冲区空间不足的输入通道在运行时利用来自其他输入通道的未使用的输入缓冲区。拟议的BS设计用于64位5输入缓冲路由器的实施结果表明,平均开销为22的情况下,平均数据包传输延迟减少了10.17%,平均吞吐量增加了23.43%。 %更多的硬件资源。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号