A novel phase detector for PAM-4 clock recovery in high speed serial links

摘要

This paper presents a new method for multilevel clock recovery for high speed serial links. This all-digital implementation requires little overhead and no special encoding of data streams is required. A high speed 2-bit ADC is designed and presented for clock recovery purpose.