首页> 外文会议>Signals, Systems and Computers >Fused floating-point arithmetic for DSP
【24h】

Fused floating-point arithmetic for DSP

机译:DSP的融合浮点算法

获取原文

摘要

This paper extends the consideration of fused floating-point arithmetic to operations that are frequently encountered in DSP. The fast Fourier transform is a case in point, it uses a complex butterfly operation. For a radix-2 implementation, the butterfly consists of a complex multiply followed by the complex addition and subtraction of the same pair of data. These butterfly operations can be implemented with two fused primitives, a fused two-term inner product and a fused add subtract unit. A floating-point fused FFT Butterfly unit is presented that performs single-precision butterfly floating-point operation in a time that is only 87% the time required for a conventional floating-point butterfly. When placed and routed in a 45 nm process, the fused FFT Butterfly unit occupied about 72% of the area needed to implement a floating-point butterfly using conventional floating-point adders and multipliers. The numerical result of the fused butterfly unit is more accurate because fewer rounding operations are needed.
机译:本文将融合浮点算法的考虑扩展到了DSP中经常遇到的操作。快速傅里叶变换就是一个很好的例子,它使用了复杂的蝶形运算。对于基数为2的实现,蝶形由复数乘法组成,然后对同一对数据进行复数加减。可以使用两个融合原语,一个融合二项内积和一个融合相加减法单元来实现这些蝶形运算。提出了一种浮点融合FFT蝶形单元,该单元在仅传统浮点蝶形所需时间的87%的时间内执行单精度蝶形浮点运算。当以45 nm工艺放置和布线时,融合的FFT蝶形单元占据了使用常规浮点加法器和乘法器实现浮点蝶形所需的约72%的面积。由于需要较少的舍入运算,因此熔融蝶形单元的数值结果更加准确。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号