首页> 外文会议>2008 IEEE international conference on information and automation (ICIA 2008) >Maximizing Transient Availability of Real-Time Onboard Recon .gurable Processing Platforms: An Analytical Redundancy Inspired Approach
【24h】

Maximizing Transient Availability of Real-Time Onboard Recon .gurable Processing Platforms: An Analytical Redundancy Inspired Approach

机译:最大限度地提高实时机载侦查可配置处理平台的暂态可用性:启发性的分析冗余方法

获取原文

摘要

Onboard Recon .gurable Processing Platform (ORPP),which mainly consists of recon .gurable devices (FP- GAs)and auxiliary co-processors such as DSPs,is dedicated to in-situ real-time computing for various space missions.Harsh ionizing radiation effects have been observed during .ight thus make it crucial to design fault tolerance in ORPPs.Transient available refers to ORPP can mask transient faults such as Single Event Upset (SEU),Single Event Transient (SET)in their circuits therefore maintain the correctness as well as timeliness of its outputs.Redundancy at different levels is useful means to avoid transient faults and signal an error indicator for later fault recovery process.Among them the chip-level redundancy method is often regarded as coarse-grained and expensive in terms of area and cost.Whereas .ne-grained redundancy approaches including Triple Module Redundancy (TMR)in FPGA suffer a lot in mapping user modules in diversity since adjacent placement of duplicated modules is lack of immunity to single particle induced multiple bits upset (MBU).We reviewed the chip-level method and propose an analytical redundancy inspired fault tolerant scheme which uses the spare computing resource of co-processors to generate two off-chip redundancy modules for majority voting in the voter.Incontrast to the conventional hardware redundancy methods,the proposed approach takes the advantage of different radiation behaviors in FPGAs and DSPs,therefore has the maximum transient availability.
机译:机载侦察处理平台(ORPP)主要由侦察设备(FP-GA)和辅助协处理器(例如DSP)组成,专门用于各种太空任务的现场实时计算。瞬态可用是指ORPP可以掩盖其电路中的瞬态故障,例如单事件翻转(SEU),单事件瞬态(SET),因此可以保持正确性。不同级别的冗余是避免瞬态故障并向错误指示器发出信号以供以后的故障恢复过程的有用手段,其中芯片级冗余方法通常被认为是粗粒度且昂贵的区域然而,FPGA中包括三重模块冗余(TMR)在内的.ne-grained冗余方法在以多样性方式映射用户模块时会遇到很多麻烦,因为重复模块的相邻放置很困难。 ck对单粒子引起的多比特翻转(MBU)的抗扰性。我们回顾了芯片级方法,并提出了一种分析性冗余启发式容错方案,该方案利用协处理器的备用计算资源为大多数人生成两个片外冗余模块与传统的硬件冗余方法相比,该方法利用了FPGA和DSP中不同的辐射行为,因此具有最大的瞬态可用性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号