首页> 外文会议>Computer Aided Verification >Fair Simulation Minimization
【24h】

Fair Simulation Minimization

机译:公平仿真最小化

获取原文

摘要

We present an algorithm for the minimization of Buechi automata based on the notion of fair simulation introduced in [6], Unlike direct simulation, fair simulation allows flexibility in the satisfaction of the acceptance conditions, and hence leads to larger relations. However, it is not always possible to remove edges to simulated states or merge simulation-equivalent states without altering the language of the automaton. Solutions proposed in the past consisted in checking sufficient conditions [11, Theorem 3], or resorting to more restrictive notions like delayed simulation. By contrast, our algorithm exploits the full power of fair simulation by efficiently checking the correctness of changes to the automaton (both merging of states and removal of edges).
机译:我们提出了一种基于[6]中引入的公平仿真概念的Buechi自动机最小化算法。与直接仿真不同,公平仿真允许满足接受条件的灵活性,从而导致更大的关系。但是,在不更改自动机语言的情况下,并非总是可能将边缘移至模拟状态或合并模拟等效状态。过去提出的解决方案包括检查足够的条件[11,定理3],或诉诸更严格的概念,例如延迟仿真。相比之下,我们的算法通过有效检查自动机更改的正确性(状态合并和边缘去除)来充分利用公平仿真的全部功能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号