首页> 外文会议>International symposium on low power electronics and design >Power Macro-Models For DSP Blocks With Application to High-Level Synthesis
【24h】

Power Macro-Models For DSP Blocks With Application to High-Level Synthesis

机译:DSP模块的电源宏模型在高级综合中的应用

获取原文

摘要

In this paper, we propose a modeling approach for the average power consumption of macro-blocks that are typically used in digital signal processing (DSP) systems, such as adders, multipliers and delay elements, in terms of their input/output signal switching statistics. The resulting power macro-model, consisting of a quadratic or cubic equation in four variables, can be used to estimate the average power consumed in the macro-block for any given input/output signal statistics. This enables high-level power estimation and allows one to compare the power performance of different competing DSP systems during high-level synthesis. This approach has been implemented and models have been built and tested for many macro-blocks.
机译:在本文中,我们针对输入/输出信号切换统计数据方面针对数字信号处理(DSP)系统(例如加法器,乘法器和延迟元件)中通常使用的宏块的平均功耗提出了一种建模方法。由此产生的功率宏模型由四个变量的二次方程或三次方程组成,可用于针对任何给定的输入/输出信号统计信息来估计宏块中消耗的平均功率。这样可以进行高级功率估算,并可以在高级综合过程中比较不同竞争DSP系统的功率性能。已经实现了这种方法,并且已经针对许多宏块构建并测试了模型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号