Basic principles and design tradeoffs for control of pipelined processors are first discussed. We concentrate on register-register architectures like the CRAY-1 where pipeline control logic is localized to one or two pipeline stages and is referred to as "instruction issue logic". Design tradeoffs are explored by giving designs for a variety of instruction issue methods that represent a range of complexity and sophistication. These vary from the original CRAY-1 issue logic to a version of Tomasulo's algorithm, first used in the IBM 360/91 floating point unit. Also studied are Thornton's "scoreboard" algorithm used on the CDC 6600 and an algorithm we have devised. To provide a standard for comparison, all the issue methods are used to implement the CRAY-1 scalar architecture. Then, using a simulation model and the Lawrence Livermore Loops compiled with the CRAY FORTRAN compiler, performance results for the various issue methods are given and discussed.
机译:高性能,可中断,多功能单元,流水线计算机的指令发布逻辑
机译:用于单指令多数据并行流水线处理的互补金属氧化物半导体/多量子阱智能像素阵列细胞逻辑处理器的演示和体系结构分析
机译:双流架构的指令发布逻辑
机译:高性能,可中断流水线处理器的指令发布逻辑
机译:基于大规模并行和流水线忆阻状态IMPLY逻辑的可重构体系结构的完整设计方法论
机译:从定序器到超级计算机:用于管理和处理下一代定序数据的自动管道
机译:流水线超级计算机的指令问题逻辑
机译:平行管道处理系统FaCOm Vp超级计算机已实现7.5 Ns机器周期