Address Sequences Generation for Multiple Run Memory Testing

摘要

This paper deals with address generation for multiple run memory tests. It presents the algorithms for address sequences generation and proposes the new method for address sequences generation. The experimental results with the proposed address sequence are also shown.