首页> 外文会议> >On the optimization power of redundancy addition and removal techniques for sequential circuits
【24h】

On the optimization power of redundancy addition and removal techniques for sequential circuits

机译:时序电路冗余添加和去除技术的优化能力

获取原文

摘要

This paper attempts to determine the capabilities of existing redundancy addition and removal (SRAR) techniques for logic optimization of sequential circuits. To this purpose, we compare this method with the retiming and resynthesis (RaR) techniques. For the RaR case, the set of possible transformations has been established by relating them to STG transformations by other authors. Following these works, we first formally demonstrate that logic transformations provided by RaR are covered by SRAR as well. Then, we also show that SRAR is able to identify transformations that cannot be found by RaR. This way we prove the higher potential of the sequential redundancy addition and removal techniques over the retiming and resynthesis techniques.
机译:本文试图确定现有冗余添加和去除(SRAR)技术的功能,以进行时序电路的逻辑优化。为此,我们将该方法与重定时和重新合成(RaR)技术进行了比较。对于RaR案例,已将其他作者与STG转换相关联,从而建立了一组可能的转换。遵循这些工作,我们首先正式证明SRAR也涵盖了RaR提供的逻辑转换。然后,我们还表明SRAR能够识别RaR无法找到的转换。这样,我们证明了顺序冗余添加和删除技术比重定时和重新合成技术具有更高的潜力。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号