A new approach to topology selection for cell-level analog circuits

摘要

A new approach for selecting a topology from among a fixed set of alternatives for cell-level analog circuits is presented. The topology selection is based on the description of each circuit topology as a set of constraints among the specifications expressed in the form of analytical equations. The proposed topology selection methodology is illustrated using the example of CMOS current sources, voltage amplifiers and differential pair.