A multiple faults test approach for digital circuits using neural networks

摘要

A new approach to generate test sets for multiple faults of digital circuits is presented in the paper, which employs neural networks and simulated annealing technique. The neural network models for circuit are built, the test vectors of multiple faults in the circuit can be produced by computing the minimum energy states of the neural networks. An algorithm based on simulated annealing is proposed to compute the minimum states of energy functions, the algorithm has global convergence and has polynomial complexity under a decrement scheme of temperature. Experimental results shows that it is possible to obtain high fault coverage for testable multiple faults with the proposed approach without fault simulation.