Developing a teaching environment for rapid design and verification of complex digital/computing systems

摘要

This paper first discusses the need and difficulties for the education community to establish an environment to teach system-level design and verification, then describes the activities at San Jose State University (Computer Engineering Department) in developing such an environment through a low cost approach. A demo is provided along with the paper.