首页> 外文会议> >Effect of parasitic capacitance of power device on output voltage deviation during switching dead-time in voltage-fed PWM inverter
【24h】

Effect of parasitic capacitance of power device on output voltage deviation during switching dead-time in voltage-fed PWM inverter

机译:电压馈电PWM逆变器中功率器件的寄生电容对开关死区期间输出电压偏差的影响

获取原文

摘要

The PWM inverter, which is operated at a high carrier frequency, is influenced by the switching dead-time. In this paper, the effect of the parasitic capacitance of the power device on the voltage deviation during switching dead-time is investigated and a numerical method to analyze the output voltage deviation in consideration of the parasitic capacitance of the power device is proposed. Furthermore, this method is applied to a permanent-magnet AC servo motor drive system and the voltage deviation and the phase current waveforms are calculated. Finally, the calculated results are compared with the experimental results in order to confirm the validity of the analysis.
机译:在高载波频率下运行的PWM逆变器受开关死区时间的影响。本文研究了功率器件的寄生电容对开关空载时的电压偏差的影响,提出了一种考虑功率器件的寄生电容的输出电压偏差的数值分析方法。此外,该方法被应用于永磁交流伺服电动机驱动系统,并计算出电压偏差和相电流波形。最后,将计算结果与实验结果进行比较,以确认分析的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号