首页> 外文会议> >Primitive interval labelled net model and timing modelling of logic circuits
【24h】

Primitive interval labelled net model and timing modelling of logic circuits

机译:原始间隔标记的网络模型和逻辑电路的时序模型

获取原文

摘要

A reduced version of the interval labeled net model called the primitive interval labeled net model is introduced. By incorporating a projection operator which is based on applying the if-then clause representation of Boolean functions to multivalued logic circuits, the primitive interval labeled net model is powerful enough to model multivalued logic circuits with timing information and all properties of the interval labeled net. This facilitates a better implementation of the verification and simulation than that using the former net model. The number of token types is reduced from four to two. This model involves simpler types of net adjacency relations. The power of the approach is demonstrated by a logic circuit implemented using logic gates with different rise and fall times.
机译:引入了称为原始间隔标记网络模型的间隔标记网络模型的简化版本。通过合并基于将布尔函数的if-then子句表示应用于多值逻辑电路的投影运算符,原始间隔标记的net模型具有强大的功能,可以利用时序信息和间隔标记的net的所有属性对多值逻辑电路进行建模。与使用以前的网络模型相比,这有助于更好地实施验证和模拟。令牌类型的数量从四种减少到两种。该模型涉及网络邻接关系的简单类型。通过使用具有不同上升和下降时间的逻辑门实现的逻辑电路,证明了该方法的强大功能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号