Loading ρμ-Code: Design Considerations

摘要

This article investigates microcode generation, finalization and loading in MOLEN ρμ, processors. In addition, general solutions for these issues are presented and implementation for Xilinx Virtex-II Pro platform FPGA is introduced.