Using Formal Verification Techniques to Reduce Simulation and Test Effort

摘要

This paper describes an experiment in using formal methods in an industrial context. The goal is to use formal verification techniques in order to alleviate the simulation and test activities. The application is a flight control computer of the Airbus A340.