首页> 外文会议>International conference on solid-state and integrated-circuit technology; 19951024-28; Beijing(CN) >PROCESS-RELATED INSTABILITY MECHANISMS FOR THE HYOROGENATED AMORPHOUS SILICON THIN FILM TRANSISTORS
【24h】

PROCESS-RELATED INSTABILITY MECHANISMS FOR THE HYOROGENATED AMORPHOUS SILICON THIN FILM TRANSISTORS

机译:均质非晶硅薄膜晶体管的与过程有关的不稳定性机理

获取原文
获取原文并翻译 | 示例

摘要

Thin film transistors (TFTs) with various hydrogen concentrations in the amorphous silicon (a-Si:H) films and different silicon nitrides (SiNx) gate compositions have been stressed with dc bias to realize the process-related device reliability. For the positive gate bias stress, the instability phenomena mainly come from the electron trapping in the SiNx On the other hand, for the negative gate bias stress, the hydrogen-enhanced state creation in the a-Si:H films due to the defect pool effect will be offset by the hole trapping in the SiNx. Consequently, the reliability of the TFTs was improved by using the SiNx gates with less trap sites and reducing the hydrogen concentration in the a-Si:H films.
机译:非晶硅(a-Si:H)膜和不同氮化硅(SiNx)栅极组成中具有各种氢浓度的薄膜晶体管(TFT)已被施加直流偏压,以实现与工艺相关的器件可靠性。对于正栅极偏置应力,失稳现象主要来自SiNx中的电子俘获;另一方面,对于负栅极偏置应力,由于缺陷池,在a-Si:H薄膜中产生氢增强态SiNx中的空穴陷阱将抵消这种效应。因此,通过使用具有较少陷阱位点的SiNx栅极并降低a-Si:H膜中的氢浓度,可以提高TFT的可靠性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号