PROCESS UPDATABLE LAYOUT DESIGN IN GDT

摘要

In this paper, we introduce a method of generating process independent standard cell library and implementing the chip layout with automation tools in GDT. The VLSI designer is able to emigrate their original product to a new developed fabrication process.