Design and implementation of ethernet based analyzer for avionics serial bus on FPGA

摘要

Serial communication for transmission of data between the systems is predominantly used in avionics for decades due to its simplicity and low cost. This paper presents the design and implementation of ethernet based analyzer for analyzing dual speed avionics serial protocol. The analyzer performs analysis on each data packet with time stamping. It evaluates the detailed information about the received serial data. This dual speed serial bus analyzer is beneficial for traffic analysis during real time communication in avionics systems for critical analysis of data packet. The protocol analyzer is capable of handling received data stream with speed of 100kbps and 12.5kbps. Eight channels are supported for simultaneous processing by the protocol analyzer. It supports simultaneous processing for data packet analysis and time stamping information of each independent channel. Analyzer is connected to the host for analyzing the received data packet through ethernet communication. The TEMAC IP core for this proposed work has been developed in Xilinx tool and implemented on Xilinx Spartan 6 FPGA board.