首页> 外文会议>IEEE International Conference on Quality Management, Transport and Information Security, Information Technologies >Schematic and Design Aspects of Interference Immunity in the Design of Analog Devices Electronic Means
【24h】

Schematic and Design Aspects of Interference Immunity in the Design of Analog Devices Electronic Means

机译:模拟器件电子装置设计中抗干扰性的示意图和设计方面

获取原文

摘要

The article presents the results of the analysis of noise immunity of analog EM nodes for the example of amplifying devices in integrated design, presents the results of noise immunity analysis, presents its estimates and recommendations on noise-proof design of amplifying nodes, substantiates the expediency of using two fundamentally different characteristics of noise immunity - the effectiveness of protection and noise immunity.
机译:本文以集成设计中的放大设备为例,介绍了模拟EM节点的抗扰性分析结果,介绍了抗扰性分析的结果,提出了对放大节点的抗噪设计的估计和建议,从而证明了其优越性。使用两个根本不同的抗扰度特性-保护效果和抗扰度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号