首页> 外文会议>Hardware description languages and their applications: Specification, modelling, verification and synthesis of microelectronic systems >Exploiting Isomorphism for Speeding-Up Instance-Binding in an Integrated Scheduling, Allocation and Assignment Approach to Architectural Synthesis
【24h】

Exploiting Isomorphism for Speeding-Up Instance-Binding in an Integrated Scheduling, Allocation and Assignment Approach to Architectural Synthesis

机译:利用同构来加速实例绑定,采用综合调度,分配和分配方法进行体系结构综合

获取原文
获取原文并翻译 | 示例

摘要

Register-Transfer (RT-_ level netlists are said to be isomorphic if they can be made identical by relabeling RT-components. RT-netlists can be generated by architectural synthesis. In order to consider just the essential design decisions, architectural synthesis should consider only a single representative of sets of isomorphic netlists. In this paper, we are using netlist isomorphism for the very first time in architectural synthesis. Furthermore, we describe how an integer-programming (IP-) based synthesis technique can be extended to take advantage of netlist isomorphism.
机译:如果可以通过重新标记RT组件使其完全相同,则将寄存器传输(RT-_级网表称为同构。RT-网表可以通过体系结构综合生成。为了仅考虑基本的设计决策,体系结构综合应考虑仅同构网表集的一个代表。本文中,我们是在架构综合中首次使用网表同构。此外,我们描述了如何扩展基于整数编程(IP-)的综合技术以利用网表同构关系。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号