首页> 外文会议>Correct hardware design and verification methods >A proof of correctness of a processor implementing tomasulo's algorithm without a reorder buffer
【24h】

A proof of correctness of a processor implementing tomasulo's algorithm without a reorder buffer

机译:无需重新排序缓冲区即可实现tomasulo算法的处理器正确性的证明

获取原文
获取原文并翻译 | 示例

摘要

The Completion Functions Approach was proposed in [HSG98] as a systematic way to decompose the proof of correctness of pipleined microprocessors. The central idea is to construct the abstraction function using completion functions, one per unfinished instruction, each of which specifies the effect (on the observables) of completing the instrucion. However, its applicability depends on the fact that the implementation "commits" the unfinished instructions in the pipeline in program order. In this paper, we extend the completion functions approach when this is not true and demonstrate it on an implementatin of Tomasulo's algorithm without a reorder buffer. The approach leads to an elegant decomposition of the proof of the ocrrectness criterion, does not involve the constrcution of an explicit intermediate abstraction, makes heavy use of an automatic case-analysis strategy based on decision procedures and rewriting, and addresses both safety and liveness issues.
机译:[HSG98]中提出了“完成功能方法”,作为分解插接微处理器正确性证明的系统方法。中心思想是使用完成函数构造抽象函数,每条未完成的指令一个,每个指令指定完成指令的效果(对可观察对象的影响)。但是,其适用性取决于以下事实:实现按程序顺序“提交”管道中未完成的指令。在本文中,我们扩展了在不正确的情况下的完成函数方法,并在Tomasulo算法的无重排缓冲区的实现中进行了演示。该方法导致对occrectness标准的证明进行了优雅的分解,不涉及显式中间抽象的构建,大量使用了基于决策程序和重写的自动案例分析策略,并解决了安全性和活跃性问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号