A New Small Swing Domino Logic for Low-Power Consumption

摘要

In this paper, we propose new small swing domino logic for low-power consumption. To reduce the power consumption, both the precharge node and the output node swing the range from 0 to V_(REF)-V_(THN), where V_(REF)=VDD-nV_(THN). This can be done by the inverter structure that allows a full swing or a small swing on its input terminal without leakage current. Compared to the small swing domino circuit of the previous works, the proposed structure can save thapower consumption of more than 30% for n=1, 2, and 3 in the equation of V_(REF)=VDD-nV_(THN).