首页> 外文会议>Computer aided verification >Proof of correctness of a processor with reorder buffer using the completion functions approach
【24h】

Proof of correctness of a processor with reorder buffer using the completion functions approach

机译:使用完成函数方法的带有重新排序缓冲区的处理器的正确性证明

获取原文
获取原文并翻译 | 示例

摘要

The Completion Funtions Approach was proposed in [HSG98] as a systematic way to decompose the proof of corrctness of pipelined microprocessors.The central idea is to construct the abstraction function using completion functions,one per unfinished instruction,each of which specifies the effect (on the observables) of completing the instruction.In this paper,we show that this "instruction-centric" view of the completion functions approach leads to an elegant decomposition of the proof for an out-of-order execution processor with a reorder buffer.The proof does not involve the construction of an explicit intermediate abstraction,makes heavy use of strategies based on decision procedures and rewriting,and addresses both safety and liveness issues with a clean separation between them.
机译:[HSG98]中提出了“完成功能方法”,作为分解流水线微处理器的正确性证明的系统方法。中心思想是使用完成函数构造抽象函数,每条未完成的指令一个,每个函数均指定效果(对在本文中,我们证明了完成功能方法的这种“以指令为中心”的观点导致了带有重排序缓冲区的无序执行处理器的证明的优雅分解。证明不涉及构建显式的中间抽象,而是大量使用基于决策程序和重写的策略,并以安全的方式解决了活动性问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号