FPGA Prototyping of Spatio-temporal 2D IIR Broadband Beam Plane-wave Filters

摘要

We propose a VLSI architecture for the single-chip realization of 2D spatio-temporal IIR digital filters, consisting of a meshed connection of concurrent identical vector-processors. The architecture is highly scalable, has high temporal throughput (80 MH