Enabling Effective Yield Learning through Actual DFM-Closure at the SoC Level

摘要

The aim of this paper is to extend the intensive yield learning and manufacturability process further into the process life cycle. This necessarily means employing chips of high circuit complexity, up to the final products complexity. In this way, the act