首页> 外文会议>2018 IEEE International Test Conference in Asia >Automatic Generation of In-Circuit Tests for Board Assembly Defects
【24h】

Automatic Generation of In-Circuit Tests for Board Assembly Defects

机译:自动生成用于电路板组装缺陷的在线测试

获取原文
获取原文并翻译 | 示例

摘要

The components and the solder joints that are made during assembly to hold components to their printed circuit board can suffer from defects and therefore need to be tested. Many research papers on board-assembly testing focus on boundary scan test, processor-controlled test, or other powered digital testing techniques that mostly ignore the indispensable passive circuits and that can incur damage that could have been avoided by executing a non-powered test first. In-circuit testing is a non-powered test method that applies" stimuli and measures responses using probe needles. However, often used self-learning solutions for designing these tests need a known-good-board, entailing significant disadvantages. In this paper, a software tool is described that automatically generates in-circuit tests based on the product design files, without requiring probe access on every net. Furthermore, the tool indicates where on the board fault coverage is not maximal, and hence where extra probe access will improve the test quality.
机译:在组装过程中制作的将零件固定在其印刷电路板上的零件和焊点可能会出现缺陷,因此需要进行测试。有关板组装测试的许多研究论文都侧重于边界扫描测试,处理器控制的测试或其他有源数字测试技术,这些技术大多忽略了必不可少的无源电路,并且可能招致损害,而这些损害可以通过先执行非有源测试来避免。在线测试是一种无动力的测试方法,该测试方法会施加“刺激”并使用探针测量响应。但是,用于设计这些测试的常用自学解决方案需要一个已知的良好电路板,这会带来明显的缺点。描述了一种软件工具,该工具可以根据产品设计文件自动生成在线测试,而无需在每个网络上都进行探针访问,此外,该工具还可以指示板上的故障覆盖率不是最大,从而可以改善额外的探针访问位置测试质量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号