首页> 外文会议>2016 Future Technologies Conference >Towards real-time embeded system design for video capturing and privacy protection
【24h】

Towards real-time embeded system design for video capturing and privacy protection

机译:迈向用于视频捕获和隐私保护的实时嵌入式系统设计

获取原文
获取原文并翻译 | 示例

摘要

Real-time video processing is a challenge in many embedded system applications. They can be general-purpose processor based (software) or Custom single purpose processor based (hardware). Software processor based rely mostly on real-time operating system layer to allow multiple software threads to run concurrently. Hardware processor based don't need these layers because they are not executing any programs, but rather operate in finite state machines. Video Capturing, Color space conversion, and Privacy protection are considered in this article as three fundamental components for effective and secure real-time video streaming system. The proposed model is based on concurrent finite state machines which is inherently concurrent. After careful verification, the proposed system is compared with a base point system. The base point system is built using a soft-core Nios II processor on a reconfigurable hardware, i.e., FPGA chip, for performance evaluations. Then a Custom Sequential Machine is designed and modeled in Verilog HDL, which utilizes integer calculations and has concurrent interfaces to input and output memory devices for synchronization purposes. The Custom Sequential Machine design uses integer approximation rather than floating point for color space conversion. A speed-up factor of 4 orders of magnitude higher than the base point system for color space conversion only. The base point system was not powerful enough to be serve real-time video capturing, processing and privacy protection, but was useful for illustration of the need of proposed system model.
机译:在许多嵌入式系统应用中,实时视频处理是一个挑战。它们可以是基于通用处理器的(软件)或基于定制单用途处理器的(硬件)。基于软件处理器的软件主要依赖于实时操作系统层,以允许多个软件线程同时运行。基于硬件处理器的不需要这些层,因为它们不执行任何程序,而是在有限状态机中运行。本文将视频捕获,色彩空间转换和隐私保护视为有效和安全的实时视频流系统的三个基本组件。所提出的模型基于固有并发的并发有限状态机。经过仔细验证,将建议的系统与基点系统进行比较。基点系统是在可重新配置的硬件(即FPGA芯片)上使用软核Nios II处理器构建的,用于性能评估。然后,在Verilog HDL中设计和建模自定义顺序机,该程序利用整数计算并具有并发接口以输入和输出存储设备以实现同步。 Custom Sequential Machine设计使用整数近似而不是浮点数进行色彩空间转换。仅对于色彩空间转换,加速因子比基点系统高4个数量级。基点系统的功能不足以提供实时视频捕获,处理和隐私保护功能,但对于说明建议的系统模型的需求很有用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号