首页> 外文会议>2012 IEEE/ACM International Conference on Computer-Aided Design : Digest of Technical Papers. >Improving last level cache locality by integrating loop and data transformations
【24h】

Improving last level cache locality by integrating loop and data transformations

机译:通过集成循环和数据转换来改善上一级缓存的局部性

获取原文
获取原文并翻译 | 示例

摘要

Motivated by the observation that most existing data locality optimizations do not specifically target shared last-level caches of emerging multicores and that even multicore-specific locality-oriented techniques employ either loop or data layout optimizations but not both, in this paper we present an integrated loop and data layout optimization strategy, with the goal of improving the last-level cache performance of multicores that execute multithreaded applications. We present a detailed mathematical formulation of our locality optimization strategy and present experimental data from our current implementation. Our results, collected using 14 application programs, clearly show that the proposed integrated approach is very successful in practice, and outperforms both pure loop optimization and pure data layout optimization based alternatives. Our results also indicate that the savings achieved increase with increased core count and larger data set sizes.
机译:出于以下观察的动机:大多数现有数据局部性优化并不专门针对新兴多核的共享最后一级缓存,甚至针对特定于多核的局部性技术都采用了循环或数据布局优化,但没有同时采用这两种方法,在本文中,我们提出了一种集成循环和数据布局优化策略,旨在提高执行多线程应用程序的多核的最后一级缓存性能。我们提供了我们的地理位置优化策略的详细数学公式,并提供了来自当前实施情况的实验数据。我们使用14个应用程序收集的结果清楚地表明,所提出的集成方法在实践中非常成功,并且优于基于纯循环优化和基于纯数据布局优化的替代方案。我们的结果还表明,随着内核数量的增加和数据集大小的增加,节省的费用也增加了。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号