首页> 外文会议>2012 IEEE International SOC Conference. >Efficient high-speed current-mode links for network-on-chip performance optimization
【24h】

Efficient high-speed current-mode links for network-on-chip performance optimization

机译:高效的高速电流模式链路,用于片上网络性能优化

获取原文
获取原文并翻译 | 示例

摘要

We propose a novel cost-effective long-range NoC interconnect design based on current-mode signaling. The proposed CMOS based long-range link reduces the communication delay of long wires significantly without using traditional pipelined repeaters, making it a cost efficient alternative to wireless and optical interconnects. Spice simulations are performed to verify the performance of the proposed current-mode transceiver. The performance of the proposed interconnect is analyzed and compared with wireless, optical and existing CMOS based interconnects. Also a modified NoC simulator is utilized to demonstrate the benefit of current-mode long-range links.
机译:我们提出了一种基于电流模式信令的新颖的具有成本效益的远程NoC互连设计。所提出的基于CMOS的远程链路无需使用传统的流水线中继器就可显着减少长线的通信延迟,从而使其成为无线和光学互连的经济高效替代方案。执行Spice仿真以验证提出的电流模式收发器的性能。分析了所建议的互连的性能,并将其与基于无线,光学和现有CMOS的互连进行了比较。还使用改进的NoC仿真器来演示电流模式远程链接的好处。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号