A 1.7GS/s 6-bit Flash A/D converter with distributed offset cancelling sample-and-hold

摘要

A High-Speed Analog-to-Digital Converter was implemented utilizing a novel distributed sample-and-hold, output offset storage comparator. The number of storage capacitors is minimized by use of one offset cancellation stage per two amplifiers, a technique used for the first time, in our knowledge.