首页> 外文会议>2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium. >Process variation-aware floorplanning for 3D many-core processors
【24h】

Process variation-aware floorplanning for 3D many-core processors

机译:支持3D多核处理器的工艺变化感知布局

获取原文
获取原文并翻译 | 示例

摘要

Thermal management is one of the critical issues in 3D many-core processors design. 3D many-core floorplanning has so far focused on only the configuration of cores and memories across layers. However, 3D floorplanning should also take die stack ordering into account because the characteristics of dies may vary due to growing process variations. A new 3D floorplanning approach which covers die stack ordering is proposed. The evaluation shows that peak steady state temperature is reduced by about 2 K without any overhead in manufacturing process.
机译:热管理是3D多核处理器设计中的关键问题之一。到目前为止,3D多核布局仅集中于跨层的核和内存配置。但是,3D布局也应考虑管芯堆叠的顺序,因为管芯的特性可能会因工艺变化的增长而有所不同。提出了一种新的3D平面规划方法,该方法涵盖了管芯堆叠的排序。评估表明,峰值稳态温度降低了约2 K,而制造过程中没有任何开销。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号