Delay Estimation and Optimization for Technology Independent Logic Circuits: A Survey

摘要

combinational logic synthesis has two stages of optimization; technology-independent and technology-dependent. There exist reasonably accurate delay estimation techniques in technology independent stage, and based on them significant delay reduction can be made through various logic optimization/restructuring methods. This paper reviews state-of-the-art methods for estimation and optimization of delays of logic circuits at technology-independent stage.