Industrial Computing Laboratory, Department of Computer Science Swiss Federal Institute of Technology, CH-1015 Lausanne, Switzerland;
Industrial Computing Laboratory, Department of Computer Science Swiss Federal Institute of Technology, CH-1015 Lausanne, Switzerland;
Industrial Computing Laboratory, Department of Computer Science Swiss Federal Institute of Technology, CH-1015 Lausanne, Switzerland;
机译:具有嵌入式表决电路的基于三晶体管的三模块冗余
机译:基于三晶体管三重模块化冗余,嵌入式选民电路
机译:混合和双模冗余(DMR)基于容错的容纳携带展示前瞻加法器设计
机译:使用多任务三重模块冗余的容错实现
机译:通过放置和路由改善SRAM FPGA上三重模块化冗余的单个事件效应
机译:小脑储备的生理学:模块化机的冗余和可塑性
机译:Lockstep Triple modular冗余的容错替代方案