首页>
外国专利>
Parallelized rounding for decimal floating point to binary coded decimal conversion
Parallelized rounding for decimal floating point to binary coded decimal conversion
展开▼
机译:小数浮点对二进制编码十进制转换并行化舍入
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer-implemented method includes: receiving, using a processor, a decimal floating point number; and using a floating point unit within the processor to convert the decimal floating point number into a binary coded decimal number, wherein the floating point unit starts a conversion loop subsequent to a rounding loop starting, wherein the rounding loop and the conversion loop run in parallel once started.
展开▼