Multi-tile memory management mechanism

摘要

Graphics processors for implementing multi-tile management are disclosed. In one embodiment, a graphics processor comprises a first graphics device having local memory, a second graphics device having local memory, and a graphics driver to provide a single virtual assignment with a common virtual address range to a resource to each local memory of the first and second graphics device.