Tri-state buffering techniques

摘要

Various implementations described herein are related to a device having a sense amplifier with multiple output ports. The device may include tri-state buffer circuitry having multiple tri-state buffers coupled to the multiple output ports of the sense amplifier. The device may include latch circuitry having multiple latches coupled to the multiple tri-state buffers of the tri-state buffer circuitry.