首页>
外国专利>
Parallelizing encoding of binary symmetry-invariant product codes
Parallelizing encoding of binary symmetry-invariant product codes
展开▼
机译:二进制对称性产品代码的并行编码
展开▼
页面导航
摘要
著录项
相似文献
摘要
An encoder encodes input data utilizing a binary symmetry-invariant product code including D data bits and P parity bits in each dimension. The encoder includes a half-size data array including K subarrays each having multiple rows of storage for H bits of data, where D is an integer equal to 2×H+1 and K is an integer that is 2 or greater. The encoder is configured to access K rows of data by reading a respective H-bit data word of input data from each of the multiple subarrays and K H-bit data words of duplicate data from across multiple different rows of the subarrays. The encoder further includes at least one register configured to receive the bits read from the half-size data array code and rotate them as needed, at least one row parity generator, and a column parity generator that generates column parities based on row parity.
展开▼