首页>
外国专利>
Split low order internal address bus for microprocessor
Split low order internal address bus for microprocessor
展开▼
机译:分离式低阶内部地址总线,用于微处理器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A program register is coupled between a data bus N bits wide and an address but N bits wide for storing the address of the current byte of a multi-byte instruction currently being executed. A counter is also coupled between the address bus and the data bus and is additionally coupled to a program register to allow loading of the counter contents into the program register independently of the status of the address bus. An auxiliary register is also coupled between the address bus and the data bus. The counter is updated every machine cycle during execution of the instruction, except for certain instructions during which the counter is inhibited to allow it to function as an auxiliary register, thereby storing the address of the next instruction. for certain instructions, the address bus is be utilized for data transfers to or from the auxiliary register simultaneously with loading of the program register from the counter depending on the type of instruction being executed. The address bus is divided into two sections, each N bits wide, one for transferring higher order address bits and the other for independently transferring lower order address bits. This architecture permits execution of many instructions in fewer machine cycles than was previously possible.
展开▼