首页> 外国专利> Echo suppression circuit with controlled delay line - is regulated by magnitude of modulating echo and adding delayed signal to undelayed signal

Echo suppression circuit with controlled delay line - is regulated by magnitude of modulating echo and adding delayed signal to undelayed signal

机译:延迟线受控的回声抑制电路-通过调制回声的幅度进行调节,并将延迟的信号添加到无延迟的信号中

摘要

The echo suppression circuit suppresses echos modulating signals in carrier wave telecommunications. It operates by removing part of the distorted signal, delaying it and adding it back to the original. - A demodulator demodulates the modulating signal and interference signals lying outside the transmission band. The demodulator output passes to a handpass filter (BP) that suppresses the modulating signal but allows interference signals lying within a given frequency band to pass through a rectifier. The rectifier output is used to control an optimiser that controls the delay elements in the delay line such that the rectifier output is minimised
机译:回声抑制电路抑制载波通信中的回声调制信号。它通过消除部分失真的信号,延迟它并将其添加回原始信号来进行操作。 -解调器解调位于传输频带之外的调制信号和干扰信号。解调器的输出通过一个手动通滤波器(BP),该滤波器抑制调制信号,但允许给定频带内的干扰信号通过整流器。整流器输出用于控制优化器,该优化器控制延迟线中的延迟元件,以使整流器输出最小化

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号