首页>
外国专利>
Complementary MOS memory array including complementary MOS memory cells therefor
Complementary MOS memory array including complementary MOS memory cells therefor
展开▼
机译:包括其互补MOS存储单元的互补MOS存储阵列
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory array employs a plurality of four-transistor storage cells. Each storage cell includes first and second P channel MOSFETs and first and second N channel MOSFETs. The sources of the first and second P channel MOSFETs are connected to a supply conductor. The drain of the first P channel MOSFET is connected to the drain of the first N channel MOSFET. The drain of the second P channel MOSFET is similarly connected to the drain of the second N channel MOSFET. The gates of the first P channel and first N channel MOSFETs are connected together and to the connected drains of the second P channel and second N channel MOSFETs. The gates of the second P channel and second N channel MOSFETs are connected to the drains of the first P channel and first N channel MOSFETs. The source of the first N channel MOSFET is connected to a row line of the memory array and the source of the second N channel MOSFET is connected to a column line of the memory array. In the array, the memory cells in each row share a respective common first conductor, and all of the memory cells in each column share a common second conductor.
展开▼