首页> 外国专利> Computer architecture based on a multimicroprocessor structure as a fail-tolerant system

Computer architecture based on a multimicroprocessor structure as a fail-tolerant system

机译:基于多微处理器结构作为容错系统的计算机体系结构

摘要

The present invention is based on the object of creating a computer architecture which ensures fault-tolerant operation. The failure of a component or fault in a component of the overall system do not lead to the failure of the overall system. Defined stand-by elements which are only used when needed, or duplicated elements which are only used for carrying out specific tasks in parallel, are not provided in the computer architecture according to the invention. The exception to this are the interface devices provided at the interfaces between the computer architecture and the peripheral or the computer architecture and the user level. The object is achieved by a ring-shaped partly-meshed arrangement of microcomputers, in which each microcomputer monitors the functions of the microcomputer adjacent to it in the ring. In principle, every microcomputer can take over the tasks of all other microcomputers. IMAGE
机译:本发明基于创建确保容错操作的计算机体系结构的目的。整个系统的组件故障或组件中的故障不会导致整个系统的故障。在根据本发明的计算机体系结构中未提供仅在需要时使用的已定义备用元素,或仅用于并行执行特定任务的重复元素。唯一的例外是在计算机体系结构与外围设备或计算机体系结构与用户级别之间的接口处提供的接口设备。该目的通过微型计算机的环形的,部分网状的布置来实现,其中,每个微型计算机监视在环中与其相邻的微型计算机的功能。原则上,每台微型计算机都可以接管所有其他微型计算机的任务。 <图像>

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号