METHOD AND CIRCUIT ARRAY FOR DECREASING THE INSTABLITIES IN FUNDAMENTAL DELAY OF DELAY CIRCUITS

• 1. 延迟时间控制电路于电池保护器中减少延迟时间 [P] . 中国专利： CN101651333B . 2012.07.25
• 2. 延迟时间控制电路于电池保护器中减少延迟时间 [P] . 中国专利： CN101651333A . 2010-02-17
• 3. DELAYING CIRCUIT, OUTPUT CIRCUIT WITH DELAYING CIRCUIT, AND NOISE CANCELLER CIRCUIT WITH DELAYING CIRCUIT [P] . 日本专利： JPH0795024A . 1995-04-07

  机译： 延迟电路，具有延迟电路的输出电路以及具有延迟电路的噪声消除器电路

• 4. Delay control loop for digital circuits has control unit that switches delay cells in delay circuit to adjust delay time of delay circuit [P] . 德国专利： DE102005023427B3 . 2006-10-12

  机译： 用于数字电路的延迟控制回路具有控制单元，该控制单元可切换延迟电路中的延迟单元以调整延迟电路的延迟时间

• 5. Delay decrease layout central processing unit and delay decrease layout treatment manner of semiconductor integrated circuit [P] . 日本专利： JP3033763B1 . 2000-04-17

  机译： 半导体集成电路的延迟减少布局中央处理器和延迟减少布局处理方式

• 1. GROUND BOUNCING NOISE REDUCTION TECHNIQUE CONSIDERING WAKE-UP DELAY IN MTCMOS CIRCUITS [J] . Tian Xi, Wang Yu, Dong Zaiwang 电子科学学刊（英文版） . 2011,第004期
• 2. GA-BASED MAXIMUM POWER DISSIPATION ESTIMATION OF VLSI SEQUENTIAL CIRCUITS OF ARBITRARY DELAY MODELS [J] . Lu Junming, Lin Zhenghui 电子科学学刊（英文版） . 2002,第004期
• 3. GA—BASED MAXIMUM POWER DISSIPATION ESTIMATION OF VLSI SEQUENTIAL CIRCUITS OF ARBITRARY DELAY MODELS [J] . LuJunming, LinZhenghui 电子科学学刊：英文版 . 2002,第004期
• 4. Dynamics Analysis of Fractional-Order Memristive Time-Delay Chaotic System and Circuit Implementation [J] . Dawei Ding, Hui Liu, Yecui Weng, 哈尔滨工业大学学报（英文版） . 2020,第002期
• 5. A method of generating tests for marginal delays and delay faults in combinational circuits [C] . Takahashi, H., Matsunaga, Test Symposium, 1997. (ATS '97) Proceedings., Sixth Asian . 1997
• 6. Passive Macromodeling of High-Speed Circuits with Embedded Time-Delays. [D] . Charest, Andrew. 2012
• 7. Exploring the Phase-Locking Mechanisms Yielding Delayed and Anticipated Synchronization in Neuronal Circuits [O] . Leonardo Dalla Porta, Fernanda S. Matias, Alfredo J. dos Santos, 2019
• 8. Phased-Array antenna beam squinting related to frequency dependency of delay circuits [O] . Garakoui Seyed Kasra, Klumperink Eric A.M., Nauta Bram, 2011
• 9. THE PHOSPHATE DELAYED CHROMATE (P.D.C.) METHOD OF CORROSION TREATMENT FOR COOLING WATER CIRCUITS [R] . W. T. EDWARDS, J. E. LeSURF, P. A. HAYES 1961

• 1. Logic Picture-Based Dynamic Power Estimation for Unit Gate-Delay Model CMOS Circuits [J] . Omnia S. Ahmed ,Mohamed F. Abu-Elyazeed ,Mohamed B. Abdelhalim . 电路与系统（英文） . 2013,第3期
• 2. 在ASIC正向设计中减少电路出腿的意义及方法 [C] . 陈建东 . 全国第二届专用集成电路(ASIC)学术会议 . 1992
• 3. 基于数据路径延迟多样性的集成电路IP保护方法研究 [A] . 李海娥 . 2014