The shift register (42) supplies a storage address with digital bits, which coincide with an individual operation unit. After each cycle, a means progress digital bit from (42) is compared with the transmission cycle just completed. If the means does not correspond to that operational unit, a first order condition exists and the next transmission cycle begins. If the means does correspond with that operational unit, a second order condition exists and a work- completed signal is generated.
展开▼
