首页>
外国专利>
Arithmetic device for concurrently summing two series of products from two sets of operands
Arithmetic device for concurrently summing two series of products from two sets of operands
展开▼
机译:用于同时求和来自两组操作数的两个乘积的算术装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
In a signal processor computing arrangement comprising an ALU (11) and a multiplier (21), two selectively usable accumulators (37, 41) and gating circuitry (61, 63) are provided to allow alternating computation and accumulation of product terms for two output values with sets of input values that overlap. This saves memory accesses by using the same operand twice for different output values, and requires only one processor cycle per partial term and output value. A specific pipeline multiplier (21) is provided consisting of two partial sections (29, 31) with an intermediate pipeline register (33) to allow applying a second set of input operands while computation of the product of a first set of operands is still in progress.
展开▼