首页> 外国专利> databehandlingsanordning permanent of a number of parallel databehandlingsmoduler, multiple redundant klockanordning with a number of inbordes sjelvsynkroniserande klockkretsar intended to anvendas in such a data

databehandlingsanordning permanent of a number of parallel databehandlingsmoduler, multiple redundant klockanordning with a number of inbordes sjelvsynkroniserande klockkretsar intended to anvendas in such a data

机译:多个并行数据处理模块的永久数据处理,多个冗余klockanording与多个inbordes sjelvsynkroniserande klockkretsar旨在在此类数据中进行回避

摘要

In a data processing device which consists of a plurality of parallel-operating modules, each of the four modules is provided with its own clock circuit. Synchronization is realized at the level of the cycle of the high frequency oscillation. This is realized in that each of the clock circuits includes a two-out-of-three majority decision device which is fed by the output clock signals of the other three clock circuits. The majority decision may have a simple logic structure and is connected to the actual clock function generator in order to reduce, using a readjustment circuit, the deviation between the clock function signal and the majority signal by a factor substantially smaller than one for each transition of the majority signal.
机译:在由多个并行操作模块组成的数据处理设备中,四个模块中的每个模块都具有其自己的时钟电路。在高频振荡的周期水平上实现同步。这是因为每个时钟电路都包括三分之二的判决装置,该判决装置由其他三个时钟电路的输出时钟信号馈送。多数判决可以具有简单的逻辑结构,并且连接到实际的时钟函数发生器,以便使用重新调整电路将时钟函数信号和多数信号之间的偏差减小一个因数,每次转换基本上小于一个因数。多数信号。

著录项

  • 公开/公告号SE8604262D0

    专利类型

  • 公开/公告日1986-10-07

    原文格式PDF

  • 申请/专利权人 NV PHILIPS GLOEILAMPENFABRIEKEN;

    申请/专利号SE19860004262

  • 发明设计人 C-J L * VAN DRIEL;

    申请日1986-10-07

  • 分类号G06F15/16;G06F1/04;G06F1/12;G06F9/52;G06F11/18;G06F15/177;

  • 国家 SE

  • 入库时间 2022-08-22 07:39:28

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号